Struct rp_pac::pio::Pio

pub struct Pio { /* private fields */ }

Programmable IO block

Implementations

impl Pio

pub const unsafe fn from_ptr(ptr: *mut ()) -> Self

pub const fn as_ptr(&self) -> *mut ()

pub const fn ctrl(self) -> Reg<Ctrl, RW>

PIO control register

pub const fn fstat(self) -> Reg<Fstat, RW>

FIFO status register

pub const fn fdebug(self) -> Reg<Fdebug, RW>

FIFO debug register

pub const fn flevel(self) -> Reg<Flevel, RW>

FIFO levels

pub const fn txf(self, n: usize) -> Reg<u32, W>

Direct write access to the TX FIFO for this state machine. Each write pushes one word to the FIFO. Attempting to write to a full FIFO has no effect on the FIFO state or contents, and sets the sticky FDEBUG_TXOVER error flag for this FIFO.

pub const fn rxf(self, n: usize) -> Reg<u32, R>

Direct read access to the RX FIFO for this state machine. Each read pops one word from the FIFO. Attempting to read from an empty FIFO has no effect on the FIFO state, and sets the sticky FDEBUG_RXUNDER error flag for this FIFO. The data returned to the system on a read from an empty FIFO is undefined.

pub const fn irq(self) -> Reg<Irq, RW>

State machine IRQ flags register. Write 1 to clear. There are 8 state machine IRQ flags, which can be set, cleared, and waited on by the state machines. There’s no fixed association between flags and state machines – any state machine can use any flag. Any of the 8 flags can be used for timing synchronisation between state machines, using IRQ and WAIT instructions. The lower four of these flags are also routed out to system-level interrupt requests, alongside FIFO status interrupts – see e.g. IRQ0_INTE.

pub const fn irq_force(self) -> Reg<IrqForce, RW>

Writing a 1 to each of these bits will forcibly assert the corresponding IRQ. Note this is different to the INTF register: writing here affects PIO internal state. INTF just asserts the processor-facing IRQ signal for testing ISRs, and is not visible to the state machines.

pub const fn input_sync_bypass(self) -> Reg<u32, RW>

There is a 2-flipflop synchronizer on each GPIO input, which protects PIO logic from metastabilities. This increases input delay, and for fast synchronous IO (e.g. SPI) these synchronizers may need to be bypassed. Each bit in this register corresponds to one GPIO. 0 -> input is synchronized (default) 1 -> synchronizer is bypassed If in doubt, leave this register as all zeroes.

pub const fn dbg_padout(self) -> Reg<u32, R>

Read to sample the pad output values PIO is currently driving to the GPIOs. On RP2040 there are 30 GPIOs, so the two most significant bits are hardwired to 0.

pub const fn dbg_padoe(self) -> Reg<u32, R>

Read to sample the pad output enables (direction) PIO is currently driving to the GPIOs. On RP2040 there are 30 GPIOs, so the two most significant bits are hardwired to 0.

pub const fn dbg_cfginfo(self) -> Reg<DbgCfginfo, RW>

The PIO hardware has some free parameters that may vary between chip products. These should be provided in the chip datasheet, but are also exposed here.

pub const fn instr_mem(self, n: usize) -> Reg<InstrMem, RW>

Write-only access to instruction memory location 0

pub const fn sm(self, n: usize) -> StateMachine

pub const fn intr(self) -> Reg<Intr, RW>

Raw Interrupts

pub const fn irqs(self, n: usize) -> Irq

Trait Implementations

impl Clone for Pio

fn clone(&self) -> Pio

Returns a copy of the value.

fn clone_from(&mut self, source: &Self)

Performs copy-assignment from source.

impl PartialEq<Pio> for Pio

fn eq(&self, other: &Pio) -> bool

This method tests for self and other values to be equal, and is used by ==.

fn ne(&self, other: &Rhs) -> bool

This method tests for !=. The default implementation is almost always sufficient, and should not be overridden without very good reason.

impl Copy for Pio

impl Eq for Pio

impl Send for Pio

impl StructuralEq for Pio

impl StructuralPartialEq for Pio

impl Sync for Pio