Struct stm32_metapac::lptim::regs::Isr
#[repr(transparent)]pub struct Isr(pub u32);Expand description
LPTIM interrupt and status register.
Tuple Fields§
§0: u32Implementations§
§impl Isr
impl Isr
pub const fn ccif(&self, n: usize) -> bool
pub const fn ccif(&self, n: usize) -> bool
Compare 1 interrupt flag The CC1IF flag is set by hardware to inform application that LPTIM_CNT register value matches the compare register’s value. The CC1IF flag can be cleared by writing 1 to the CC1CF bit in the LPTIM_ICR register.
pub fn set_ccif(&mut self, n: usize, val: bool)
pub fn set_ccif(&mut self, n: usize, val: bool)
Compare 1 interrupt flag The CC1IF flag is set by hardware to inform application that LPTIM_CNT register value matches the compare register’s value. The CC1IF flag can be cleared by writing 1 to the CC1CF bit in the LPTIM_ICR register.
pub const fn arrm(&self) -> bool
pub const fn arrm(&self) -> bool
Autoreload match ARRM is set by hardware to inform application that LPTIM_CNT register’s value reached the LPTIM_ARR register’s value. ARRM flag can be cleared by writing 1 to the ARRMCF bit in the LPTIM_ICR register.
pub fn set_arrm(&mut self, val: bool)
pub fn set_arrm(&mut self, val: bool)
Autoreload match ARRM is set by hardware to inform application that LPTIM_CNT register’s value reached the LPTIM_ARR register’s value. ARRM flag can be cleared by writing 1 to the ARRMCF bit in the LPTIM_ICR register.
pub const fn exttrig(&self) -> bool
pub const fn exttrig(&self) -> bool
External trigger edge event EXTTRIG is set by hardware to inform application that a valid edge on the selected external trigger input has occurred. If the trigger is ignored because the timer has already started, then this flag is not set. EXTTRIG flag can be cleared by writing 1 to the EXTTRIGCF bit in the LPTIM_ICR register.
pub fn set_exttrig(&mut self, val: bool)
pub fn set_exttrig(&mut self, val: bool)
External trigger edge event EXTTRIG is set by hardware to inform application that a valid edge on the selected external trigger input has occurred. If the trigger is ignored because the timer has already started, then this flag is not set. EXTTRIG flag can be cleared by writing 1 to the EXTTRIGCF bit in the LPTIM_ICR register.
pub const fn cmpok(&self, n: usize) -> bool
pub const fn cmpok(&self, n: usize) -> bool
Compare register 1 update OK CMP1OK is set by hardware to inform application that the APB bus write operation to the LPTIM_CCR1 register has been successfully completed. CMP1OK flag can be cleared by writing 1 to the CMP1OKCF bit in the LPTIM_ICR register.
pub fn set_cmpok(&mut self, n: usize, val: bool)
pub fn set_cmpok(&mut self, n: usize, val: bool)
Compare register 1 update OK CMP1OK is set by hardware to inform application that the APB bus write operation to the LPTIM_CCR1 register has been successfully completed. CMP1OK flag can be cleared by writing 1 to the CMP1OKCF bit in the LPTIM_ICR register.
pub const fn arrok(&self) -> bool
pub const fn arrok(&self) -> bool
Autoreload register update OK ARROK is set by hardware to inform application that the APB bus write operation to the LPTIM_ARR register has been successfully completed. ARROK flag can be cleared by writing 1 to the ARROKCF bit in the LPTIM_ICR register.
pub fn set_arrok(&mut self, val: bool)
pub fn set_arrok(&mut self, val: bool)
Autoreload register update OK ARROK is set by hardware to inform application that the APB bus write operation to the LPTIM_ARR register has been successfully completed. ARROK flag can be cleared by writing 1 to the ARROKCF bit in the LPTIM_ICR register.
pub const fn up(&self) -> bool
pub const fn up(&self) -> bool
Counter direction change down to up In Encoder mode, UP bit is set by hardware to inform application that the counter direction has changed from down to up. UP flag can be cleared by writing 1 to the UPCF bit in the LPTIM_ICR register. Note: If the LPTIM does not support encoder mode feature, this bit is reserved. Please refer to.
pub fn set_up(&mut self, val: bool)
pub fn set_up(&mut self, val: bool)
Counter direction change down to up In Encoder mode, UP bit is set by hardware to inform application that the counter direction has changed from down to up. UP flag can be cleared by writing 1 to the UPCF bit in the LPTIM_ICR register. Note: If the LPTIM does not support encoder mode feature, this bit is reserved. Please refer to.
pub const fn down(&self) -> bool
pub const fn down(&self) -> bool
Counter direction change up to down In Encoder mode, DOWN bit is set by hardware to inform application that the counter direction has changed from up to down. DOWN flag can be cleared by writing 1 to the DOWNCF bit in the LPTIM_ICR register. Note: If the LPTIM does not support encoder mode feature, this bit is reserved. Please refer to.
pub fn set_down(&mut self, val: bool)
pub fn set_down(&mut self, val: bool)
Counter direction change up to down In Encoder mode, DOWN bit is set by hardware to inform application that the counter direction has changed from up to down. DOWN flag can be cleared by writing 1 to the DOWNCF bit in the LPTIM_ICR register. Note: If the LPTIM does not support encoder mode feature, this bit is reserved. Please refer to.