Embassy
stm32-metapac

Crates

git

Versions

stm32h723ze

Flavors

Struct stm32_metapac::rcc::Rcc

pub struct Rcc { /* private fields */ }
Expand description

Reset and clock control

Implementations§

§

impl Rcc

pub const unsafe fn from_ptr(ptr: *mut ()) -> Self

pub const fn as_ptr(&self) -> *mut ()

pub const fn cr(self) -> Reg<Cr, RW>

clock control register

pub const fn hsicfgr(self) -> Reg<Hsicfgr, RW>

RCC HSI configuration register

pub const fn icscr(self) -> Reg<Icscr, RW>

RCC Internal Clock Source Calibration Register

pub const fn crrcr(self) -> Reg<Crrcr, R>

RCC Clock Recovery RC Register

pub const fn csicfgr(self) -> Reg<Csicfgr, RW>

RCC CSI configuration register

pub const fn cfgr(self) -> Reg<Cfgr, RW>

RCC Clock Configuration Register

pub const fn d1cfgr(self) -> Reg<D1cfgr, RW>

RCC Domain 1 Clock Configuration Register

pub const fn d2cfgr(self) -> Reg<D2cfgr, RW>

RCC Domain 2 Clock Configuration Register

pub const fn d3cfgr(self) -> Reg<D3cfgr, RW>

RCC Domain 3 Clock Configuration Register

pub const fn pllckselr(self) -> Reg<Pllckselr, RW>

RCC PLLs Clock Source Selection Register

pub const fn pllcfgr(self) -> Reg<Pllcfgr, RW>

RCC PLLs Configuration Register

pub const fn plldivr(self, n: usize) -> Reg<Plldivr, RW>

RCC PLL1 Dividers Configuration Register

pub const fn pllfracr(self, n: usize) -> Reg<Pllfracr, RW>

RCC PLL1 Fractional Divider Register

pub const fn d1ccipr(self) -> Reg<D1ccipr, RW>

RCC Domain 1 Kernel Clock Configuration Register

pub const fn d2ccip1r(self) -> Reg<D2ccip1r, RW>

RCC Domain 2 Kernel Clock Configuration Register

pub const fn d2ccip2r(self) -> Reg<D2ccip2r, RW>

RCC Domain 2 Kernel Clock Configuration Register

pub const fn d3ccipr(self) -> Reg<D3ccipr, RW>

RCC Domain 3 Kernel Clock Configuration Register

pub const fn cier(self) -> Reg<Cier, RW>

RCC Clock Source Interrupt Enable Register

pub const fn cifr(self) -> Reg<Cifr, R>

RCC Clock Source Interrupt Flag Register

pub const fn cicr(self) -> Reg<Cicr, RW>

RCC Clock Source Interrupt Clear Register

pub const fn bdcr(self) -> Reg<Bdcr, RW>

RCC Backup Domain Control Register

pub const fn csr(self) -> Reg<Csr, RW>

RCC Clock Control and Status Register

pub const fn ahb3rstr(self) -> Reg<Ahb3rstr, RW>

RCC AHB3 Reset Register

pub const fn ahb1rstr(self) -> Reg<Ahb1rstr, RW>

RCC AHB1 Peripheral Reset Register

pub const fn ahb2rstr(self) -> Reg<Ahb2rstr, RW>

RCC AHB2 Peripheral Reset Register

pub const fn ahb4rstr(self) -> Reg<Ahb4rstr, RW>

RCC AHB4 Peripheral Reset Register

pub const fn apb3rstr(self) -> Reg<Apb3rstr, RW>

RCC APB3 Peripheral Reset Register

pub const fn apb1lrstr(self) -> Reg<Apb1lrstr, RW>

RCC APB1 Peripheral Reset Register

pub const fn apb1hrstr(self) -> Reg<Apb1hrstr, RW>

RCC APB1 Peripheral Reset Register

pub const fn apb2rstr(self) -> Reg<Apb2rstr, RW>

RCC APB2 Peripheral Reset Register

pub const fn apb4rstr(self) -> Reg<Apb4rstr, RW>

RCC APB4 Peripheral Reset Register

pub const fn gcr(self) -> Reg<Gcr, RW>

Global Control Register

pub const fn d3amr(self) -> Reg<D3amr, RW>

RCC D3 Autonomous mode Register

pub const fn rsr(self) -> Reg<Rsr, RW>

RCC Reset Status Register

pub const fn ahb3enr(self) -> Reg<Ahb3enr, RW>

RCC AHB3 Clock Register

pub const fn ahb1enr(self) -> Reg<Ahb1enr, RW>

RCC AHB1 Clock Register

pub const fn ahb2enr(self) -> Reg<Ahb2enr, RW>

RCC AHB2 Clock Register

pub const fn ahb4enr(self) -> Reg<Ahb4enr, RW>

RCC AHB4 Clock Register

pub const fn apb3enr(self) -> Reg<Apb3enr, RW>

RCC APB3 Clock Register

pub const fn apb1lenr(self) -> Reg<Apb1lenr, RW>

RCC APB1 Clock Register

pub const fn apb1henr(self) -> Reg<Apb1henr, RW>

RCC APB1 Clock Register

pub const fn apb2enr(self) -> Reg<Apb2enr, RW>

RCC APB2 Clock Register

pub const fn apb4enr(self) -> Reg<Apb4enr, RW>

RCC APB4 Clock Register

pub const fn ahb3lpenr(self) -> Reg<Ahb3lpenr, RW>

RCC AHB3 Sleep Clock Register

pub const fn ahb1lpenr(self) -> Reg<Ahb1lpenr, RW>

RCC AHB1 Sleep Clock Register

pub const fn ahb2lpenr(self) -> Reg<Ahb2lpenr, RW>

RCC AHB2 Sleep Clock Register

pub const fn ahb4lpenr(self) -> Reg<Ahb4lpenr, RW>

RCC AHB4 Sleep Clock Register

pub const fn apb3lpenr(self) -> Reg<Apb3lpenr, RW>

RCC APB3 Sleep Clock Register

pub const fn apb1llpenr(self) -> Reg<Apb1llpenr, RW>

RCC APB1 Low Sleep Clock Register

pub const fn apb1hlpenr(self) -> Reg<Apb1hlpenr, RW>

RCC APB1 High Sleep Clock Register

pub const fn apb2lpenr(self) -> Reg<Apb2lpenr, RW>

RCC APB2 Sleep Clock Register

pub const fn apb4lpenr(self) -> Reg<Apb4lpenr, RW>

RCC APB4 Sleep Clock Register

pub const fn c1_rsr(self) -> Reg<C1Rsr, RW>

RCC Reset Status Register

pub const fn c1_ahb3enr(self) -> Reg<C1Ahb3enr, RW>

RCC AHB3 Clock Register

pub const fn c1_ahb1enr(self) -> Reg<C1Ahb1enr, RW>

RCC AHB1 Clock Register

pub const fn c1_ahb2enr(self) -> Reg<C1Ahb2enr, RW>

RCC AHB2 Clock Register

pub const fn c1_ahb4enr(self) -> Reg<C1Ahb4enr, RW>

RCC AHB4 Clock Register

pub const fn c1_apb3enr(self) -> Reg<C1Apb3enr, RW>

RCC APB3 Clock Register

pub const fn c1_apb1lenr(self) -> Reg<C1Apb1lenr, RW>

RCC APB1 Clock Register

pub const fn c1_apb1henr(self) -> Reg<C1Apb1henr, RW>

RCC APB1 Clock Register

pub const fn c1_apb2enr(self) -> Reg<C1Apb2enr, RW>

RCC APB2 Clock Register

pub const fn c1_apb4enr(self) -> Reg<C1Apb4enr, RW>

RCC APB4 Clock Register

pub const fn c1_ahb3lpenr(self) -> Reg<C1Ahb3lpenr, RW>

RCC AHB3 Sleep Clock Register

pub const fn c1_ahb1lpenr(self) -> Reg<C1Ahb1lpenr, RW>

RCC AHB1 Sleep Clock Register

pub const fn c1_ahb2lpenr(self) -> Reg<C1Ahb2lpenr, RW>

RCC AHB2 Sleep Clock Register

pub const fn c1_ahb4lpenr(self) -> Reg<C1Ahb4lpenr, RW>

RCC AHB4 Sleep Clock Register

pub const fn c1_apb3lpenr(self) -> Reg<C1Apb3lpenr, RW>

RCC APB3 Sleep Clock Register

pub const fn c1_apb1llpenr(self) -> Reg<C1Apb1llpenr, RW>

RCC APB1 Low Sleep Clock Register

pub const fn c1_apb1hlpenr(self) -> Reg<C1Apb1hlpenr, RW>

RCC APB1 High Sleep Clock Register

pub const fn c1_apb2lpenr(self) -> Reg<C1Apb2lpenr, RW>

RCC APB2 Sleep Clock Register

pub const fn c1_apb4lpenr(self) -> Reg<C1Apb4lpenr, RW>

RCC APB4 Sleep Clock Register

Trait Implementations§

§

impl Clone for Rcc

§

fn clone(&self) -> Rcc

Returns a copy of the value. Read more
1.0.0 · source§

fn clone_from(&mut self, source: &Self)

Performs copy-assignment from source. Read more
§

impl PartialEq for Rcc

§

fn eq(&self, other: &Rcc) -> bool

This method tests for self and other values to be equal, and is used by ==.
1.0.0 · source§

fn ne(&self, other: &Rhs) -> bool

This method tests for !=. The default implementation is almost always sufficient, and should not be overridden without very good reason.
§

impl Copy for Rcc

§

impl Eq for Rcc

§

impl Send for Rcc

§

impl StructuralEq for Rcc

§

impl StructuralPartialEq for Rcc

§

impl Sync for Rcc

Auto Trait Implementations§

§

impl RefUnwindSafe for Rcc

§

impl Unpin for Rcc

§

impl UnwindSafe for Rcc

Blanket Implementations§

source§

impl<T> Any for T
where T: 'static + ?Sized,

source§

fn type_id(&self) -> TypeId

Gets the TypeId of self. Read more
source§

impl<T> Borrow<T> for T
where T: ?Sized,

source§

fn borrow(&self) -> &T

Immutably borrows from an owned value. Read more
source§

impl<T> BorrowMut<T> for T
where T: ?Sized,

source§

fn borrow_mut(&mut self) -> &mut T

Mutably borrows from an owned value. Read more
source§

impl<T> From<T> for T

source§

fn from(t: T) -> T

Returns the argument unchanged.

source§

impl<T, U> Into<U> for T
where U: From<T>,

source§

fn into(self) -> U

Calls U::from(self).

That is, this conversion is whatever the implementation of From<T> for U chooses to do.

source§

impl<T, U> TryFrom<U> for T
where U: Into<T>,

§

type Error = Infallible

The type returned in the event of a conversion error.
source§

fn try_from(value: U) -> Result<T, <T as TryFrom<U>>::Error>

Performs the conversion.
source§

impl<T, U> TryInto<U> for T
where U: TryFrom<T>,

§

type Error = <U as TryFrom<T>>::Error

The type returned in the event of a conversion error.
source§

fn try_into(self) -> Result<U, <U as TryFrom<T>>::Error>

Performs the conversion.