stm32-metapac

Crates

git

Versions

stm32u5a5aj

Flavors

Module stm32_metapac::can::regs

Structsยง

  • FDCAN CC control register
  • FDCAN CFG clock divider register
  • FDCAN core release register
  • FDCAN data bit timing and prescaler register
  • FDCAN error counter register
  • FDCAN endian register
  • FDCAN high-priority message status register
  • FDCAN interrupt enable register
  • FDCAN interrupt line enable register
  • FDCAN interrupt line select register
  • FDCAN interrupt register
  • FDCAN nominal bit timing and prescaler register
  • FDCAN protocol status register
  • FDCAN RAM watchdog register
  • CAN Rx FIFO X acknowledge register
  • FDCAN Rx FIFO X status register
  • FDCAN global filter configuration register
  • FDCAN transmitter delay compensation register
  • FDCAN test register
  • FDCAN timeout counter configuration register
  • FDCAN timeout counter value register
  • FDCAN timestamp counter configuration register
  • FDCAN timestamp counter value register
  • FDCAN Tx buffer add request register
  • FDCAN Tx buffer configuration register
  • FDCAN Tx buffer cancellation finished register
  • FDCAN Tx buffer cancellation finished interrupt enable register
  • FDCAN Tx buffer cancellation request register
  • FDCAN Tx buffer request pending register
  • FDCAN Tx buffer transmission interrupt enable register
  • FDCAN Tx buffer transmission occurred register
  • FDCAN Tx event FIFO acknowledge register
  • FDCAN Tx event FIFO status register
  • FDCAN Tx FIFO/queue status register
  • FDCAN extended ID and mask register