Module typelevel

Type-level interrupt infrastructure.

This module contains one type per interrupt. This is used for checking at compile time that the interrupts are correctly bound to HAL drivers.

As an end user, you shouldn’t need to use this module directly. Use the crate::bind_interrupts! macro to bind interrupts, and the [crate::interrupt] module to manually register interrupt handlers and manipulate interrupts directly (pending/unpending, enabling/disabling, setting the priority, etc…)

Enums

• ADC1_COMP
  ADC1_COMP typelevel interrupt.
• CEC_CAN
  CEC_CAN typelevel interrupt.
• DMA1_CH1
  DMA1_CH1 typelevel interrupt.
• DMA1_CH2_3_DMA2_CH1_2
  DMA1_CH2_3_DMA2_CH1_2 typelevel interrupt.
• DMA1_CH4_7_DMA2_CH3_5
  DMA1_CH4_7_DMA2_CH3_5 typelevel interrupt.
• EXTI0_1
  EXTI0_1 typelevel interrupt.
• EXTI2_3
  EXTI2_3 typelevel interrupt.
• EXTI4_15
  EXTI4_15 typelevel interrupt.
• FLASH
  FLASH typelevel interrupt.
• I2C1
  I2C1 typelevel interrupt.
• I2C2
  I2C2 typelevel interrupt.
• RCC_CRS
  RCC_CRS typelevel interrupt.
• RTC
  RTC typelevel interrupt.
• SPI1
  SPI1 typelevel interrupt.
• SPI2
  SPI2 typelevel interrupt.
• TIM2
  TIM2 typelevel interrupt.
• TIM3
  TIM3 typelevel interrupt.
• TIM7
  TIM7 typelevel interrupt.
• TIM1_BRK_UP_TRG_COM
  TIM1_BRK_UP_TRG_COM typelevel interrupt.
• TIM1_CC
  TIM1_CC typelevel interrupt.
• TIM6_DAC
  TIM6_DAC typelevel interrupt.
• TIM14
  TIM14 typelevel interrupt.
• TIM15
  TIM15 typelevel interrupt.
• TIM16
  TIM16 typelevel interrupt.
• TIM17
  TIM17 typelevel interrupt.
• TSC
  TSC typelevel interrupt.
• USART1
  USART1 typelevel interrupt.
• USART2
  USART2 typelevel interrupt.
• USART3_8
  USART3_8 typelevel interrupt.
• VDDIO2
  VDDIO2 typelevel interrupt.
• WWDG
  WWDG typelevel interrupt.

Traits

• Binding
  Compile-time assertion that an interrupt has been bound to a handler.
• Handler
  Interrupt handler trait.
• Interrupt
  Type-level interrupt.