nxp-pac

Crates

git

Versions

mcxn947_cm33_core0

Flavors

Module regs

Module regs 

Source

Structsยง

Dtsrcsel
PWM Source Select Register
Fctrl0
Fault Control Register
Fctrl20
Fault Control 2 Register
Ffilt0
Fault Filter Register
Fsts0
Fault Status Register
Ftst0
Fault Test Register
Mask
Mask Register
Mctrl
Master Control Register
Mctrl2
Master Control 2 Register
Outen
Output Enable Register
Sm0captcompa
Capture Compare A Register
Sm0captcompb
Capture Compare B Register
Sm0captcompx
Capture Compare X Register
Sm0captctrla
Capture Control A Register
Sm0captctrlb
Capture Control B Register
Sm0captctrlx
Capture Control X Register
Sm0captfilta
Capture PWM_A Input Filter Register
Sm0captfiltb
Capture PWM_B Input Filter Register
Sm0captfiltx
Capture PWM_X Input Filter Register
Sm0cnt
Counter Register
Sm0ctrl
Control Register
Sm0ctrl2
Control 2 Register
Sm0cval0
Capture Value 0 Register
Sm0cval0cyc
Capture Value 0 Cycle Register
Sm0cval1
Capture Value 1 Register
Sm0cval2
Capture Value 2 Register
Sm0cval3
Capture Value 3 Register
Sm0cval4
Capture Value 4 Register
Sm0cval5
Capture Value 5 Register
Sm0cval1cyc
Capture Value 1 Cycle Register
Sm0cval2cyc
Capture Value 2 Cycle Register
Sm0cval3cyc
Capture Value 3 Cycle Register
Sm0cval4cyc
Capture Value 4 Cycle Register
Sm0cval5cyc
Capture Value 5 Cycle Register
Sm0dismap0
Fault Disable Mapping Register 0
Sm0dmaen
DMA Enable Register
Sm0dtcnt0
Deadtime Count Register 0
Sm0dtcnt1
Deadtime Count Register 1
Sm0fracval1
Fractional Value Register 1
Sm0fracval2
Fractional Value Register 2
Sm0fracval3
Fractional Value Register 3
Sm0fracval4
Fractional Value Register 4
Sm0fracval5
Fractional Value Register 5
Sm0frctrl
Fractional Control Register
Sm0init
Initial Count Register
Sm0inten
Interrupt Enable Register
Sm0octrl
Output Control Register
Sm0sts
Status Register
Sm0tctrl
Output Trigger Control Register
Sm0val0
Value Register 0
Sm0val1
Value Register 1
Sm0val2
Value Register 2
Sm0val3
Value Register 3
Sm0val4
Value Register 4
Sm0val5
Value Register 5
Sm1captcompa
Capture Compare A Register
Sm1captcompb
Capture Compare B Register
Sm1captcompx
Capture Compare X Register
Sm1captctrla
Capture Control A Register
Sm1captctrlb
Capture Control B Register
Sm1captctrlx
Capture Control X Register
Sm1captfilta
Capture PWM_A Input Filter Register
Sm1captfiltb
Capture PWM_B Input Filter Register
Sm1captfiltx
Capture PWM_X Input Filter Register
Sm1cnt
Counter Register
Sm1ctrl
Control Register
Sm1ctrl2
Control 2 Register
Sm1cval0
Capture Value 0 Register
Sm1cval0cyc
Capture Value 0 Cycle Register
Sm1cval1
Capture Value 1 Register
Sm1cval2
Capture Value 2 Register
Sm1cval3
Capture Value 3 Register
Sm1cval4
Capture Value 4 Register
Sm1cval5
Capture Value 5 Register
Sm1cval1cyc
Capture Value 1 Cycle Register
Sm1cval2cyc
Capture Value 2 Cycle Register
Sm1cval3cyc
Capture Value 3 Cycle Register
Sm1cval4cyc
Capture Value 4 Cycle Register
Sm1cval5cyc
Capture Value 5 Cycle Register
Sm1dismap0
Fault Disable Mapping Register 0
Sm1dmaen
DMA Enable Register
Sm1dtcnt0
Deadtime Count Register 0
Sm1dtcnt1
Deadtime Count Register 1
Sm1fracval1
Fractional Value Register 1
Sm1fracval2
Fractional Value Register 2
Sm1fracval3
Fractional Value Register 3
Sm1fracval4
Fractional Value Register 4
Sm1fracval5
Fractional Value Register 5
Sm1frctrl
Fractional Control Register
Sm1init
Initial Count Register
Sm1inten
Interrupt Enable Register
Sm1octrl
Output Control Register
Sm1phasedly
Phase Delay Register
Sm1sts
Status Register
Sm1tctrl
Output Trigger Control Register
Sm1val0
Value Register 0
Sm1val1
Value Register 1
Sm1val2
Value Register 2
Sm1val3
Value Register 3
Sm1val4
Value Register 4
Sm1val5
Value Register 5
Sm2captcompa
Capture Compare A Register
Sm2captcompb
Capture Compare B Register
Sm2captcompx
Capture Compare X Register
Sm2captctrla
Capture Control A Register
Sm2captctrlb
Capture Control B Register
Sm2captctrlx
Capture Control X Register
Sm2captfilta
Capture PWM_A Input Filter Register
Sm2captfiltb
Capture PWM_B Input Filter Register
Sm2captfiltx
Capture PWM_X Input Filter Register
Sm2cnt
Counter Register
Sm2ctrl
Control Register
Sm2ctrl2
Control 2 Register
Sm2cval0
Capture Value 0 Register
Sm2cval0cyc
Capture Value 0 Cycle Register
Sm2cval1
Capture Value 1 Register
Sm2cval2
Capture Value 2 Register
Sm2cval3
Capture Value 3 Register
Sm2cval4
Capture Value 4 Register
Sm2cval5
Capture Value 5 Register
Sm2cval1cyc
Capture Value 1 Cycle Register
Sm2cval2cyc
Capture Value 2 Cycle Register
Sm2cval3cyc
Capture Value 3 Cycle Register
Sm2cval4cyc
Capture Value 4 Cycle Register
Sm2cval5cyc
Capture Value 5 Cycle Register
Sm2dismap0
Fault Disable Mapping Register 0
Sm2dmaen
DMA Enable Register
Sm2dtcnt0
Deadtime Count Register 0
Sm2dtcnt1
Deadtime Count Register 1
Sm2fracval1
Fractional Value Register 1
Sm2fracval2
Fractional Value Register 2
Sm2fracval3
Fractional Value Register 3
Sm2fracval4
Fractional Value Register 4
Sm2fracval5
Fractional Value Register 5
Sm2frctrl
Fractional Control Register
Sm2init
Initial Count Register
Sm2inten
Interrupt Enable Register
Sm2octrl
Output Control Register
Sm2phasedly
Phase Delay Register
Sm2sts
Status Register
Sm2tctrl
Output Trigger Control Register
Sm2val0
Value Register 0
Sm2val1
Value Register 1
Sm2val2
Value Register 2
Sm2val3
Value Register 3
Sm2val4
Value Register 4
Sm2val5
Value Register 5
Sm3captcompa
Capture Compare A Register
Sm3captcompb
Capture Compare B Register
Sm3captcompx
Capture Compare X Register
Sm3captctrla
Capture Control A Register
Sm3captctrlb
Capture Control B Register
Sm3captctrlx
Capture Control X Register
Sm3captfilta
Capture PWM_A Input Filter Register
Sm3captfiltb
Capture PWM_B Input Filter Register
Sm3captfiltx
Capture PWM_X Input Filter Register
Sm3cnt
Counter Register
Sm3ctrl
Control Register
Sm3ctrl2
Control 2 Register
Sm3cval0
Capture Value 0 Register
Sm3cval0cyc
Capture Value 0 Cycle Register
Sm3cval1
Capture Value 1 Register
Sm3cval2
Capture Value 2 Register
Sm3cval3
Capture Value 3 Register
Sm3cval4
Capture Value 4 Register
Sm3cval5
Capture Value 5 Register
Sm3cval1cyc
Capture Value 1 Cycle Register
Sm3cval2cyc
Capture Value 2 Cycle Register
Sm3cval3cyc
Capture Value 3 Cycle Register
Sm3cval4cyc
Capture Value 4 Cycle Register
Sm3cval5cyc
Capture Value 5 Cycle Register
Sm3dismap0
Fault Disable Mapping Register 0
Sm3dmaen
DMA Enable Register
Sm3dtcnt0
Deadtime Count Register 0
Sm3dtcnt1
Deadtime Count Register 1
Sm3fracval1
Fractional Value Register 1
Sm3fracval2
Fractional Value Register 2
Sm3fracval3
Fractional Value Register 3
Sm3fracval4
Fractional Value Register 4
Sm3fracval5
Fractional Value Register 5
Sm3frctrl
Fractional Control Register
Sm3init
Initial Count Register
Sm3inten
Interrupt Enable Register
Sm3octrl
Output Control Register
Sm3phasedly
Phase Delay Register
Sm3sts
Status Register
Sm3tctrl
Output Trigger Control Register
Sm3val0
Value Register 0
Sm3val1
Value Register 1
Sm3val2
Value Register 2
Sm3val3
Value Register 3
Sm3val4
Value Register 4
Sm3val5
Value Register 5
Swcout
Software Controlled Output Register