pub struct Peripherals {Show 135 fields
pub ADC0: Peri<'static, ADC0>,
pub ADC0_1: Peri<'static, ADC0_1>,
pub ADC0_2: Peri<'static, ADC0_2>,
pub ADC0_3: Peri<'static, ADC0_3>,
pub ADC0_7: Peri<'static, ADC0_7>,
pub ADC0_8: Peri<'static, ADC0_8>,
pub ADC1: Peri<'static, ADC1>,
pub ADC1_0: Peri<'static, ADC1_0>,
pub ADC1_1: Peri<'static, ADC1_1>,
pub ADC1_2: Peri<'static, ADC1_2>,
pub ADC1_3: Peri<'static, ADC1_3>,
pub ADC1_7: Peri<'static, ADC1_7>,
pub ADC1_8: Peri<'static, ADC1_8>,
pub CRC: Peri<'static, CRC>,
pub DEBUGSS: Peri<'static, DEBUGSS>,
pub DEBUGSS_SWCLK: Peri<'static, DEBUGSS_SWCLK>,
pub DEBUGSS_SWDIO: Peri<'static, DEBUGSS_SWDIO>,
pub DMA_CH0: Peri<'static, DMA_CH0>,
pub DMA_CH1: Peri<'static, DMA_CH1>,
pub DMA_CH2: Peri<'static, DMA_CH2>,
pub DMA_CH3: Peri<'static, DMA_CH3>,
pub DMA_CH4: Peri<'static, DMA_CH4>,
pub DMA_CH5: Peri<'static, DMA_CH5>,
pub DMA_CH6: Peri<'static, DMA_CH6>,
pub EVENT: Peri<'static, EVENT>,
pub FLASHCTL: Peri<'static, FLASHCTL>,
pub GPAMP: Peri<'static, GPAMP>,
pub GPAMP_IN_N: Peri<'static, GPAMP_IN_N>,
pub GPAMP_IN_P: Peri<'static, GPAMP_IN_P>,
pub GPAMP_OUT: Peri<'static, GPAMP_OUT>,
pub I2C0: Peri<'static, I2C0>,
pub I2C0_SCL: Peri<'static, I2C0_SCL>,
pub I2C0_SDA: Peri<'static, I2C0_SDA>,
pub I2C1: Peri<'static, I2C1>,
pub I2C1_SCL: Peri<'static, I2C1_SCL>,
pub I2C1_SDA: Peri<'static, I2C1_SDA>,
pub PA0: Peri<'static, PA0>,
pub PA1: Peri<'static, PA1>,
pub PA10: Peri<'static, PA10>,
pub PA11: Peri<'static, PA11>,
pub PA15: Peri<'static, PA15>,
pub PA16: Peri<'static, PA16>,
pub PA17: Peri<'static, PA17>,
pub PA18: Peri<'static, PA18>,
pub PA19: Peri<'static, PA19>,
pub PA2: Peri<'static, PA2>,
pub PA20: Peri<'static, PA20>,
pub PA21: Peri<'static, PA21>,
pub PA22: Peri<'static, PA22>,
pub PA23: Peri<'static, PA23>,
pub PA24: Peri<'static, PA24>,
pub PA25: Peri<'static, PA25>,
pub PA26: Peri<'static, PA26>,
pub PA3: Peri<'static, PA3>,
pub PA4: Peri<'static, PA4>,
pub PA9: Peri<'static, PA9>,
pub RTC: Peri<'static, RTC>,
pub RTC_OUT: Peri<'static, RTC_OUT>,
pub SPI0: Peri<'static, SPI0>,
pub SPI0_CS0: Peri<'static, SPI0_CS0>,
pub SPI0_CS1_POCI1: Peri<'static, SPI0_CS1_POCI1>,
pub SPI0_CS2_POCI2: Peri<'static, SPI0_CS2_POCI2>,
pub SPI0_CS3_CD_POCI3: Peri<'static, SPI0_CS3_CD_POCI3>,
pub SPI0_PICO: Peri<'static, SPI0_PICO>,
pub SPI0_POCI: Peri<'static, SPI0_POCI>,
pub SPI0_SCLK: Peri<'static, SPI0_SCLK>,
pub SPI1: Peri<'static, SPI1>,
pub SPI1_CS0: Peri<'static, SPI1_CS0>,
pub SPI1_CS2_POCI2: Peri<'static, SPI1_CS2_POCI2>,
pub SPI1_CS3_CD_POCI3: Peri<'static, SPI1_CS3_CD_POCI3>,
pub SPI1_PICO: Peri<'static, SPI1_PICO>,
pub SPI1_POCI: Peri<'static, SPI1_POCI>,
pub SPI1_SCLK: Peri<'static, SPI1_SCLK>,
pub TIMA0: Peri<'static, TIMA0>,
pub TIMA0_CCP0: Peri<'static, TIMA0_CCP0>,
pub TIMA0_CCP0_CMPL: Peri<'static, TIMA0_CCP0_CMPL>,
pub TIMA0_CCP1: Peri<'static, TIMA0_CCP1>,
pub TIMA0_CCP1_CMPL: Peri<'static, TIMA0_CCP1_CMPL>,
pub TIMA0_CCP2: Peri<'static, TIMA0_CCP2>,
pub TIMA0_CCP2_CMPL: Peri<'static, TIMA0_CCP2_CMPL>,
pub TIMA0_CCP3: Peri<'static, TIMA0_CCP3>,
pub TIMA0_CCP3_CMPL: Peri<'static, TIMA0_CCP3_CMPL>,
pub TIMA0_FAULT0: Peri<'static, TIMA0_FAULT0>,
pub TIMA0_FAULT1: Peri<'static, TIMA0_FAULT1>,
pub TIMA0_FAULT2: Peri<'static, TIMA0_FAULT2>,
pub TIMA1: Peri<'static, TIMA1>,
pub TIMA1_CCP0: Peri<'static, TIMA1_CCP0>,
pub TIMA1_CCP0_CMPL: Peri<'static, TIMA1_CCP0_CMPL>,
pub TIMA1_CCP1: Peri<'static, TIMA1_CCP1>,
pub TIMA1_CCP1_CMPL: Peri<'static, TIMA1_CCP1_CMPL>,
pub TIMA1_FAULT0: Peri<'static, TIMA1_FAULT0>,
pub TIMA1_FAULT1: Peri<'static, TIMA1_FAULT1>,
pub TIMA1_FAULT2: Peri<'static, TIMA1_FAULT2>,
pub TIMG0: Peri<'static, TIMG0>,
pub TIMG0_CCP0: Peri<'static, TIMG0_CCP0>,
pub TIMG0_CCP1: Peri<'static, TIMG0_CCP1>,
pub TIMG12: Peri<'static, TIMG12>,
pub TIMG12_CCP0: Peri<'static, TIMG12_CCP0>,
pub TIMG12_CCP1: Peri<'static, TIMG12_CCP1>,
pub TIMG6: Peri<'static, TIMG6>,
pub TIMG6_CCP0: Peri<'static, TIMG6_CCP0>,
pub TIMG6_CCP1: Peri<'static, TIMG6_CCP1>,
pub TIMG7: Peri<'static, TIMG7>,
pub TIMG7_CCP0: Peri<'static, TIMG7_CCP0>,
pub TIMG7_CCP1: Peri<'static, TIMG7_CCP1>,
pub TIMG8: Peri<'static, TIMG8>,
pub TIMG8_CCP0: Peri<'static, TIMG8_CCP0>,
pub TIMG8_CCP1: Peri<'static, TIMG8_CCP1>,
pub TIMG8_IDX: Peri<'static, TIMG8_IDX>,
pub UART0: Peri<'static, UART0>,
pub UART0_CTS: Peri<'static, UART0_CTS>,
pub UART0_RTS: Peri<'static, UART0_RTS>,
pub UART0_RX: Peri<'static, UART0_RX>,
pub UART0_TX: Peri<'static, UART0_TX>,
pub UART1: Peri<'static, UART1>,
pub UART1_CTS: Peri<'static, UART1_CTS>,
pub UART1_RTS: Peri<'static, UART1_RTS>,
pub UART1_RX: Peri<'static, UART1_RX>,
pub UART1_TX: Peri<'static, UART1_TX>,
pub UART2: Peri<'static, UART2>,
pub UART2_CTS: Peri<'static, UART2_CTS>,
pub UART2_RTS: Peri<'static, UART2_RTS>,
pub UART2_RX: Peri<'static, UART2_RX>,
pub UART2_TX: Peri<'static, UART2_TX>,
pub UART3: Peri<'static, UART3>,
pub UART3_CTS: Peri<'static, UART3_CTS>,
pub UART3_RTS: Peri<'static, UART3_RTS>,
pub UART3_RX: Peri<'static, UART3_RX>,
pub UART3_TX: Peri<'static, UART3_TX>,
pub VREF: Peri<'static, VREF>,
pub VREF_N: Peri<'static, VREF_N>,
pub VREF_P: Peri<'static, VREF_P>,
pub WUC: Peri<'static, WUC>,
pub WWDT0: Peri<'static, WWDT0>,
pub WWDT1: Peri<'static, WWDT1>,
}
Expand description
Struct containing all the peripheral singletons.
To obtain the peripherals, you must initialize the HAL, by calling crate::init
.
Fields§
§ADC0: Peri<'static, ADC0>
ADC0 peripheral
ADC0_1: Peri<'static, ADC0_1>
ADC0_1 peripheral
ADC0_2: Peri<'static, ADC0_2>
ADC0_2 peripheral
ADC0_3: Peri<'static, ADC0_3>
ADC0_3 peripheral
ADC0_7: Peri<'static, ADC0_7>
ADC0_7 peripheral
ADC0_8: Peri<'static, ADC0_8>
ADC0_8 peripheral
ADC1: Peri<'static, ADC1>
ADC1 peripheral
ADC1_0: Peri<'static, ADC1_0>
ADC1_0 peripheral
ADC1_1: Peri<'static, ADC1_1>
ADC1_1 peripheral
ADC1_2: Peri<'static, ADC1_2>
ADC1_2 peripheral
ADC1_3: Peri<'static, ADC1_3>
ADC1_3 peripheral
ADC1_7: Peri<'static, ADC1_7>
ADC1_7 peripheral
ADC1_8: Peri<'static, ADC1_8>
ADC1_8 peripheral
CRC: Peri<'static, CRC>
CRC peripheral
DEBUGSS: Peri<'static, DEBUGSS>
DEBUGSS peripheral
DEBUGSS_SWCLK: Peri<'static, DEBUGSS_SWCLK>
DEBUGSS_SWCLK peripheral
DEBUGSS_SWDIO: Peri<'static, DEBUGSS_SWDIO>
DEBUGSS_SWDIO peripheral
DMA_CH0: Peri<'static, DMA_CH0>
DMA_CH0 peripheral
DMA_CH1: Peri<'static, DMA_CH1>
DMA_CH1 peripheral
DMA_CH2: Peri<'static, DMA_CH2>
DMA_CH2 peripheral
DMA_CH3: Peri<'static, DMA_CH3>
DMA_CH3 peripheral
DMA_CH4: Peri<'static, DMA_CH4>
DMA_CH4 peripheral
DMA_CH5: Peri<'static, DMA_CH5>
DMA_CH5 peripheral
DMA_CH6: Peri<'static, DMA_CH6>
DMA_CH6 peripheral
EVENT: Peri<'static, EVENT>
EVENT peripheral
FLASHCTL: Peri<'static, FLASHCTL>
FLASHCTL peripheral
GPAMP: Peri<'static, GPAMP>
GPAMP peripheral
GPAMP_IN_N: Peri<'static, GPAMP_IN_N>
GPAMP_IN_N peripheral
GPAMP_IN_P: Peri<'static, GPAMP_IN_P>
GPAMP_IN_P peripheral
GPAMP_OUT: Peri<'static, GPAMP_OUT>
GPAMP_OUT peripheral
I2C0: Peri<'static, I2C0>
I2C0 peripheral
I2C0_SCL: Peri<'static, I2C0_SCL>
I2C0_SCL peripheral
I2C0_SDA: Peri<'static, I2C0_SDA>
I2C0_SDA peripheral
I2C1: Peri<'static, I2C1>
I2C1 peripheral
I2C1_SCL: Peri<'static, I2C1_SCL>
I2C1_SCL peripheral
I2C1_SDA: Peri<'static, I2C1_SDA>
I2C1_SDA peripheral
PA0: Peri<'static, PA0>
PA0 peripheral
PA1: Peri<'static, PA1>
PA1 peripheral
PA10: Peri<'static, PA10>
PA10 peripheral
PA11: Peri<'static, PA11>
PA11 peripheral
PA15: Peri<'static, PA15>
PA15 peripheral
PA16: Peri<'static, PA16>
PA16 peripheral
PA17: Peri<'static, PA17>
PA17 peripheral
PA18: Peri<'static, PA18>
PA18 peripheral
PA19: Peri<'static, PA19>
PA19 peripheral
PA2: Peri<'static, PA2>
PA2 peripheral
PA20: Peri<'static, PA20>
PA20 peripheral
PA21: Peri<'static, PA21>
PA21 peripheral
PA22: Peri<'static, PA22>
PA22 peripheral
PA23: Peri<'static, PA23>
PA23 peripheral
PA24: Peri<'static, PA24>
PA24 peripheral
PA25: Peri<'static, PA25>
PA25 peripheral
PA26: Peri<'static, PA26>
PA26 peripheral
PA3: Peri<'static, PA3>
PA3 peripheral
PA4: Peri<'static, PA4>
PA4 peripheral
PA9: Peri<'static, PA9>
PA9 peripheral
RTC: Peri<'static, RTC>
RTC peripheral
RTC_OUT: Peri<'static, RTC_OUT>
RTC_OUT peripheral
SPI0: Peri<'static, SPI0>
SPI0 peripheral
SPI0_CS0: Peri<'static, SPI0_CS0>
SPI0_CS0 peripheral
SPI0_CS1_POCI1: Peri<'static, SPI0_CS1_POCI1>
SPI0_CS1_POCI1 peripheral
SPI0_CS2_POCI2: Peri<'static, SPI0_CS2_POCI2>
SPI0_CS2_POCI2 peripheral
SPI0_CS3_CD_POCI3: Peri<'static, SPI0_CS3_CD_POCI3>
SPI0_CS3_CD_POCI3 peripheral
SPI0_PICO: Peri<'static, SPI0_PICO>
SPI0_PICO peripheral
SPI0_POCI: Peri<'static, SPI0_POCI>
SPI0_POCI peripheral
SPI0_SCLK: Peri<'static, SPI0_SCLK>
SPI0_SCLK peripheral
SPI1: Peri<'static, SPI1>
SPI1 peripheral
SPI1_CS0: Peri<'static, SPI1_CS0>
SPI1_CS0 peripheral
SPI1_CS2_POCI2: Peri<'static, SPI1_CS2_POCI2>
SPI1_CS2_POCI2 peripheral
SPI1_CS3_CD_POCI3: Peri<'static, SPI1_CS3_CD_POCI3>
SPI1_CS3_CD_POCI3 peripheral
SPI1_PICO: Peri<'static, SPI1_PICO>
SPI1_PICO peripheral
SPI1_POCI: Peri<'static, SPI1_POCI>
SPI1_POCI peripheral
SPI1_SCLK: Peri<'static, SPI1_SCLK>
SPI1_SCLK peripheral
TIMA0: Peri<'static, TIMA0>
TIMA0 peripheral
TIMA0_CCP0: Peri<'static, TIMA0_CCP0>
TIMA0_CCP0 peripheral
TIMA0_CCP0_CMPL: Peri<'static, TIMA0_CCP0_CMPL>
TIMA0_CCP0_CMPL peripheral
TIMA0_CCP1: Peri<'static, TIMA0_CCP1>
TIMA0_CCP1 peripheral
TIMA0_CCP1_CMPL: Peri<'static, TIMA0_CCP1_CMPL>
TIMA0_CCP1_CMPL peripheral
TIMA0_CCP2: Peri<'static, TIMA0_CCP2>
TIMA0_CCP2 peripheral
TIMA0_CCP2_CMPL: Peri<'static, TIMA0_CCP2_CMPL>
TIMA0_CCP2_CMPL peripheral
TIMA0_CCP3: Peri<'static, TIMA0_CCP3>
TIMA0_CCP3 peripheral
TIMA0_CCP3_CMPL: Peri<'static, TIMA0_CCP3_CMPL>
TIMA0_CCP3_CMPL peripheral
TIMA0_FAULT0: Peri<'static, TIMA0_FAULT0>
TIMA0_FAULT0 peripheral
TIMA0_FAULT1: Peri<'static, TIMA0_FAULT1>
TIMA0_FAULT1 peripheral
TIMA0_FAULT2: Peri<'static, TIMA0_FAULT2>
TIMA0_FAULT2 peripheral
TIMA1: Peri<'static, TIMA1>
TIMA1 peripheral
TIMA1_CCP0: Peri<'static, TIMA1_CCP0>
TIMA1_CCP0 peripheral
TIMA1_CCP0_CMPL: Peri<'static, TIMA1_CCP0_CMPL>
TIMA1_CCP0_CMPL peripheral
TIMA1_CCP1: Peri<'static, TIMA1_CCP1>
TIMA1_CCP1 peripheral
TIMA1_CCP1_CMPL: Peri<'static, TIMA1_CCP1_CMPL>
TIMA1_CCP1_CMPL peripheral
TIMA1_FAULT0: Peri<'static, TIMA1_FAULT0>
TIMA1_FAULT0 peripheral
TIMA1_FAULT1: Peri<'static, TIMA1_FAULT1>
TIMA1_FAULT1 peripheral
TIMA1_FAULT2: Peri<'static, TIMA1_FAULT2>
TIMA1_FAULT2 peripheral
TIMG0: Peri<'static, TIMG0>
TIMG0 peripheral
TIMG0_CCP0: Peri<'static, TIMG0_CCP0>
TIMG0_CCP0 peripheral
TIMG0_CCP1: Peri<'static, TIMG0_CCP1>
TIMG0_CCP1 peripheral
TIMG12: Peri<'static, TIMG12>
TIMG12 peripheral
TIMG12_CCP0: Peri<'static, TIMG12_CCP0>
TIMG12_CCP0 peripheral
TIMG12_CCP1: Peri<'static, TIMG12_CCP1>
TIMG12_CCP1 peripheral
TIMG6: Peri<'static, TIMG6>
TIMG6 peripheral
TIMG6_CCP0: Peri<'static, TIMG6_CCP0>
TIMG6_CCP0 peripheral
TIMG6_CCP1: Peri<'static, TIMG6_CCP1>
TIMG6_CCP1 peripheral
TIMG7: Peri<'static, TIMG7>
TIMG7 peripheral
TIMG7_CCP0: Peri<'static, TIMG7_CCP0>
TIMG7_CCP0 peripheral
TIMG7_CCP1: Peri<'static, TIMG7_CCP1>
TIMG7_CCP1 peripheral
TIMG8: Peri<'static, TIMG8>
TIMG8 peripheral
TIMG8_CCP0: Peri<'static, TIMG8_CCP0>
TIMG8_CCP0 peripheral
TIMG8_CCP1: Peri<'static, TIMG8_CCP1>
TIMG8_CCP1 peripheral
TIMG8_IDX: Peri<'static, TIMG8_IDX>
TIMG8_IDX peripheral
UART0: Peri<'static, UART0>
UART0 peripheral
UART0_CTS: Peri<'static, UART0_CTS>
UART0_CTS peripheral
UART0_RTS: Peri<'static, UART0_RTS>
UART0_RTS peripheral
UART0_RX: Peri<'static, UART0_RX>
UART0_RX peripheral
UART0_TX: Peri<'static, UART0_TX>
UART0_TX peripheral
UART1: Peri<'static, UART1>
UART1 peripheral
UART1_CTS: Peri<'static, UART1_CTS>
UART1_CTS peripheral
UART1_RTS: Peri<'static, UART1_RTS>
UART1_RTS peripheral
UART1_RX: Peri<'static, UART1_RX>
UART1_RX peripheral
UART1_TX: Peri<'static, UART1_TX>
UART1_TX peripheral
UART2: Peri<'static, UART2>
UART2 peripheral
UART2_CTS: Peri<'static, UART2_CTS>
UART2_CTS peripheral
UART2_RTS: Peri<'static, UART2_RTS>
UART2_RTS peripheral
UART2_RX: Peri<'static, UART2_RX>
UART2_RX peripheral
UART2_TX: Peri<'static, UART2_TX>
UART2_TX peripheral
UART3: Peri<'static, UART3>
UART3 peripheral
UART3_CTS: Peri<'static, UART3_CTS>
UART3_CTS peripheral
UART3_RTS: Peri<'static, UART3_RTS>
UART3_RTS peripheral
UART3_RX: Peri<'static, UART3_RX>
UART3_RX peripheral
UART3_TX: Peri<'static, UART3_TX>
UART3_TX peripheral
VREF: Peri<'static, VREF>
VREF peripheral
VREF_N: Peri<'static, VREF_N>
VREF_N peripheral
VREF_P: Peri<'static, VREF_P>
VREF_P peripheral
WUC: Peri<'static, WUC>
WUC peripheral
WWDT0: Peri<'static, WWDT0>
WWDT0 peripheral
WWDT1: Peri<'static, WWDT1>
WWDT1 peripheral