nxp-pac

Crates

git

Versions

mcxa156

Flavors

Crate nxp_pac

Crate nxp_pac 

Source
Expand description

§nxp-pac

This is a Peripheral Access Crate for NXP microcontrollers.

This crate has been automatically generated from the SVD files in NXP’s mcux-soc-svd repo, using chiptool. Fixes are added to the SVD file to make the crate more amenable to writing HALs with, such as converting sets of identical registers/fields to arrays, merging identical registers and enums, etc.

This crate will (hopefully) be used for embassy-nxp Rust Hardware Abstraction Layer (HAL) for the NXP microcontrollers.

§Cloning

If you want to regenerate the pac, you need to clone with --recursive.

If you forgot this, you can use git submodule update --checkout --init to fetch the submodules.

§License

The contents of this crate are auto-generated and licensed under the same terms as the underlying SVD file, which is licensed by NXP under a BSD-3-Clause license.

Modules§

aoi
can
cdog
cmc
cmp
common
crc
ctimer
dac
dbgmailbox
dma
edma_0_tcd
eim
erm
flexio
flexpwm
fmc
fmu
fmu0test
freqme
glikey
gpio
hsadc
i3c
inputmux
lpi2c
lpspi
lptmr
lpuart
mbc
mrcc
opamp
ostimer
port
port1
port2
port3
port4
qdc
s_cn_scb
scg
spc
sys_tick
syscon
usb
utick
vbat
waketimer
wuu
wwdt

Enums§

Interrupt
interrupt

Constants§

ADC0
ADC
ADC1
ADC
AOI0
AOI
AOI1
AOI
CAN0
CAN
CDOG
CDOG
CMC
CMC
CMP0
LPCMP
CMP1
LPCMP
CRC0
CRC
CTIMER0
CTIMER
CTIMER1
CTIMER
CTIMER2
CTIMER
CTIMER3
CTIMER
CTIMER4
CTIMER
DAC0
12-bit DAC
DBGMAILBOX
DBGMB
DMA0
DMA MP
EDMA_0_TCD0
DMA TCD
EIM0
EIM
ERM0
ERM
FLEXIO0
FLEXIO
FLEXPWM0
PWM
FLEXPWM1
PWM
FMC0
NPX
FMU0
Flash
FMU0TEST
FlashTest
FREQME0
FREQME
GLIKEY0
GLIKEY
GPIO0
GPIO
GPIO1
GPIO
GPIO2
GPIO
GPIO3
GPIO
GPIO4
GPIO
I3C0
I3C
INPUTMUX0
INPUTMUX
LPI2C0
Low-Power Inter-Integrated Circuit
LPI2C1
Low-Power Inter-Integrated Circuit
LPI2C2
Low-Power Inter-Integrated Circuit
LPI2C3
Low-Power Inter-Integrated Circuit
LPSPI0
Low-Power Serial Peripheral Interface
LPSPI1
Low-Power Serial Peripheral Interface
LPTMR0
LPTMR
LPUART0
LPUART
LPUART1
LPUART
LPUART2
LPUART
LPUART3
LPUART
LPUART4
LPUART
MBC0
TRDC
MRCC0
MRCC
NVIC_PRIO_BITS
Number available in the NVIC for configuring priority
OPAMP0
OPAMP
OSTIMER0
OSTIMER
PORT0
PORT
PORT1
PORT
PORT2
PORT
PORT3
PORT
PORT4
PORT
QDC0
Quadrature_Decoder
QDC1
Quadrature_Decoder
SCG0
SCG
SCNSCB
System Control not in System Control Block
SPC0
SPC
SYSCON
SYSCON
SYSTICK
M33 Systick module
USB0
USBFS
UTICK0
UTICK
VBAT0
VBAT
WAKETIMER0
WAKEUP_TIMER
WUU0
Low-Leakage Wakeup Unit
WWDT0
WWDT

Attribute Macros§

interrupt